Abstract. Cryptography is a very important aspect in data security. The focus of research in this field is shifting from merely security aspect to consider as well the implementation aspect. This paper aims to introduce BC3 algorithm with focus on its hardware implementation. It proposes an architecture for the hardware implementation for this algorithm. BC3 algorithm is a secret-key cryptography algorithm developed with two considerations: robustness and implementation efficiency. This algorithm has been implemented on software and has good performance compared to AES algorithm. BC3 is improvement of BC2 and AE cryptographic algorithm and it is expected to have the same level of robustness and to gain competitive advantages in the implementation aspect. The development of the architecture gives much attention on (1) resource sharing and (2) having single clock for each round. It exploits regularity of the algorithm. This architecture is then implemented on an FPGA. This implementation is three times smaller area than AES, but about five times faster. Furthermore, this BC3 hardware implementation has better performance compared to BC3 software both in key expansion stage and randomizing stage. For the future, the security of this implementation must be reviewed especially against side channel attack.
Introduction
Cryptography is one of main issue in protecting data security. It is a very important aspect in data security either at communication network or computer system. Encryption is implemented as the main method to preserve the security of electronic information [1] . This area of research has become very active. In the recent years, researchers look for cryptography algorithm with better implementation. The focus of the research is shifting from merely security aspect to consider as well the implementation aspect. Cryptographic algorithm whose characteristics: (1) mathematically secure/robust, (2) efficient and secure to implement is very desirable.
The encryption algorithms are classified into two types: secret-key and publickey. The secret-key (symmetric key) algorithm uses same key for encryption and decryption so this key must be kept secret. It is shared exclusively between sender and receiver to protect the data in communication. Conversely, the public-key algorithm uses different key for encryption and decryption [2] . Secret key cryptography has more efficient implementation than public key cryptography. BC3 [3] is one of the secret-key algorithms [4] . This algorithm is result of enhancement of BC2 algorithm [5] and AE3 algorithm [6] . The security of BC2 and AE3 has been investigated quiet intensively. This new BC3 algorithm is modification of the BC2 algorithm especially for the reason of implementation efficiency. It is believed that the security aspect is not too different from BC2. It is developed by bearing in mind two considerations: projected security (robustness to attack) and efficient implementation. As most of secret key algorithm, for example AES, this algorithm can be divided into two stages: key expansion, and randomizing. The key expansion stage is performed to generate several subkeys from the main key (key master). The next stage is randomizing step wherein the data (plain text/chipper text) is manipulated using the subkeys to hide the information.
This algorithm has advantages compared to AES in two aspects. In the security aspect, the subkeys expansion in the BC3 are more secure than AES since the main key is extremely difficult to find even when the subkeys are found. In many cryptanalysis, for example differential and linear attacks, attacker try to find the subkeys before finding master key [7] . So without knowing the subkeys, attacker can not get master key. If the master key cannot be found from subkeys, attacker can never find the master key. The other advantage is that the key-expansion speed is much higher. The software implementation shows significant performance advantage compared to AES [5] . The hardware implementation of this algorithm is investigated in the work described in this paper.
The hardware implementation is very important from point of view performance and security, especially as countermeasure against timing attack [8] , to avoid the key being left on the memory, and to save the computer memory. Therefore, we work to find architecture for BC3 hardware implementation which is efficient, especially number of gates or area since the speed of hardware implementation is certainly much higher than software implementation in several orders of magnitude.
This paper aims to introduce BC3 algorithm with focus on its hardware implementation. It proposes an architecture for hardware implementation of this algorithm. This architecture is described using VHDL and has been tested on Altera FPGA Cyclone® II type EP2C20F484C7 [9] . The result is compared with AES [4] . The security analysis is always the most important aspect in cryptography but it is not the subject of this particular paper. Moreover, it is believed that the security is not too difference from BC2, and it will be treated on other papers.
BC3 Algorithm and the Software Implementation
The BC3 algorithm is improvement of BC2 [5] and AE3 [10] . The characteristics of BC3 are quiet similar with AES and Camellia [11] . It is developed with two considerations: projected/measured securities/robustness and implementation efficiency. It means that this algorithm is designed to survive against various attacks or crypto analysis. At the same time, it is also designed to be implemented at various platforms efficiently and fast. The key expansion stage is performed earlier to provide the subkeys for the randomizing stage, but for the presentation in this paper, the randomizing stage is described first. functions are inserted before the 5 th round and 8 th round respectively. Moreover, subkeys: KW1, KW2, KW3, and KW4 are XORed with the data before the first round and after the last round. All of these subkeys are previously derived from the main key in the key expansion stages. 
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The F Function
The F function has two input. Each of them is 32 bits. This first input is either first half part of plaintext (in the first round of encripting process), half part of ciphertext (in the first round of decripting process), or data/output from previous round/function. The second input is a subkey. The first input is represented by x with 32-bits, the second input is K and output is represented by y with 32-bits in the following formula:
where:
 is an XOR logic operator
Architecture for the Secret-Key BC3 Cryptography Algorithm 129 P is operation of polynomial matrix multiplication;
S is operation of subtitution to x 0 ,x 1 ,x 2 ,x 3 inputs. S operation is done to every byte inputs;
K is sub keys k 0 ,k 1 ,k 2 ,k 3 .
Substitution Box (s-box)
The S box is used in the S operation (subtitution). In this operation, each byte in the input vector is replaced by the byte from the S-box. S-box uses data in lookup table for substitution. The S-box of BC3 use a function that has properties almost similar to inversion function f(x) = x -1 in finite field F 2 8 . The linear/affine operation was added to this function to block algebraic attack [12] . This inversion function is chosen because it has excellent properties to hamper linear and differential attack. Following data S-box (in hexadesimal): The followings are examples how the s-box is used: if s-box input is 00 then it's output is BB x , if s-box input is 01 then it's output is 8B x , etc.
FA and FA -1 Function
The other functions used in the randomizing stages are FA and FA -1
. FA function is applied before the F function in the 5 th round, FA -1 function is applied before the F function in the 8 th round. FA function is defined as follow: 
BC3 Key Expansion
BC3 key expansion or key-schedule process is used to derive the subkeys from the main key. Hence, this stage is performed before the randomizing stage. The characteristics of BC3 key schedule are: one way function, fast, having good diffusion and confusion properties. The process of key expansion is performed in two steps. First step is shown on Figure 3 . The width of BC3 main key (K) is 128-bits. It can be regarded as concatenation of K1 and K2 (K = K1 || K2). The widths of each key K1 and K2 are 64-bits. The first 32 bit of K1 called K1 L, the last 32 bit of K1 called K1 R . So is K2, it is decomposed to K2 L , and K2 R . It should be noted that K1 and K2 are different from the subkeys K 1 , and K 2 . This main key K is used to generate KA, KB, KC and KD using process shown on Figure 3 . The F function in this process is the same as F function in the randomizing stage. C1, C2, C3, C4, C5, C6 are constants which are parts of BC3 algorithm. These constants are described later in this section. 
The constants: C1, C2, C3, C4, C5 and C6 have the same size 32 bits. The constants C1 and C2 are taken from √0.7 (after the zero point ....) which is D62F 59FB D597 BEF1 (64 bit). The constants C3 and C4 are taken from √0.8 (after the zero point ....) which is E4F9 2E2D FF6E C9AB. The constants C3 and C4 are taken from √0.9 (after the zero point ....) which is F2DC E89B 636C B246. So the constant are:
The objectives of the utilization of these constants are to get random keys and to show that there is not any backdoor on this algorithm.
BC3 Software Implementation
The source code of BC3 software implementation is written in C language [3] . This algorithm is constructed in 1150 lines code. The key schedule stage and randomizing stage take 0.7731 us and 0.71865 us respectively on PC with 1.2 GHz AMD Duron Processor. This result is better than AES [5] . Figure 4 shows the data flow diagram of BC3 software.
This implementation is very fast because it does not have any multiple rotations in program. Multiple rotations of data can slow down the software implementation significantly. The implementation consists of Boolean logic, substitution, and single bit rotation. This software is developed in the way that can be ported in different platform, processor and OS. It is also easy to compare this implementation with CAMELIA [13] or AES [14] .
The Table 1 shows comparison of BC3 and some other popular algorithm. This comparison is using Intel Celeron 1,3Ghz with 512 MB memory. All software is compiled using ANSI C.It must be noted that BC3 has 64 bits input/output meanwhile AES and Camellia have 32 bit input/output. To get a fair comparison, the the smallest measured data unit is 128 bit block. This data unit is encrypted once using AES or Camellia and encrypted twice using BC3. So, 128millions bit is encrypted in one million process using CAMELLIA and AES or 2 million process using BC3. The case is almost similar for key expansion. One key expansion process for AES or Camellia is equivalent to two key expansions for BC3. The number on the figure has been multiplied by two for the BC3. The AES has slow key schedule because encryption setup process is different from decryption setup process. If CFB encryption mode is used, then AES Key expansion is faster since it doesn't need decryption and key expansion for decryption.
BC3 Hardware Implementation
The objective of this research is to propose BC3 architecture with very efficient area. The implementation with minimum area can be easily used as coprocessor, as part of smartcard, or other embedded system, wherein this algorithm is typically used. It is targeted that for every block of data (64 bit), the hardware being designed must need less than 12 clocks to perform encryption/decryption. Thus, 200 MHz hardware implementation can have throughput up to1 Gbps. So, it will be able to be used in Gigabit Ethernet or T1 network.
On the BC3 algorithm, the same F function is used every round in both randomizing stage and first part of key expansion stage. Thus, it is very advantageous to have a single block capable to perform this function multiple times. In addition, it is very efficient also if this block can performed FA and FA -1 Function. For this reason, we design this computing block to perform those functions as efficient and flexible as possible and it is named Regular Round block. This block must be a combinational digital circuit. Therefore every round needs only one clock. This choice must be taken to ensure that 64 bit input can be treated in less than 12 clocks as the objective described above.
The other necessary computing block is a block to calculate the subkeys in the second part of key expansion: KW 1 , KW 2 , KW 3 , KW 4 , K 1 , K 2 , K 3 , K 4 , K 5 , K 6 , K 7 , K 8 , K 9 , K 10 , K 11 , KFA 1 , KFA 2 . This block takes Ka, Kb, Kc, and Kd as inputs and it is called Keyschedule block. Hence, the design has two computing blocks: regular round block and key schedule block. The regular round block is used in the randomizing and key scheduling stage. The key schedule block is used in the keyscheduling stage only.
Besides the computing blocks, it is necessary to have control blocks and a register block. The register block (or memory) is needed to store the subkeys. It is then called subkey registers. The control box is an FSM (finite state machine) that controls the computing block to perform their functions. So there are three control blocks: FSM key scheduling, FSM Encryption, and FSM decryption. In addition to those control blocks, it is necessary to have a main control FSM to manage the input output process and to coordinate the three other control FSMs. As depicted on Figure 6 , the proposed architecture has four control/FSM blocks (Main Controller, FSM Keyschedule, FSM Encryption, FSM Decryption), two computing blocks (Regular Round, Keyschedule) and a register file/memory (Subkey register). This architecture is depicted in Figure 5 . 
10

Control Block/FSM
The architecture above can be used for encryption and decryption. The operation of this architecture is defined in the FSM. For encryption process, the signal enc_dec must be driven high by the user (to set the mode to encryption). The operation of this architecture in this mode is as follow:
1. The main key must be entered through the input data port. The key ready signal must be driven high during this process to inform the main controller that a new key is fed to the system. Then, the main controller is sending signal (schedule enable) to the FSM_Keyschedule so the FSM_Keyschedule takes the control of the subkey registers block and the two computing blocks. 2. The FSM_Keyschedule controls the regular round block and uses it to produce K A , K B , K C , and K D . The results are then stored in the register file (the subkey register block). 3. The FSM_Keyschedule controls the Keyschedule block and uses it to produce the subkeys by using K A , K B , K C , and K D as input. The result is then stored in the subkey registers block. The FSM_Keyschedule is then give the control back to FSM Main controller through the signal Schedule_ok. This signal informs the main controller that the key expansion process is completed. 4. The main controller sends the signal Data Req to tell the user that the system is ready to receive the data/plain text 5. When the user needs to encrypt data, the user must put the data to input_data port and drives the signal Input_Ready high. 6. The main controller sends the signal Enc_Enable to tell the FSM Encryption to starti its operation. 7. The Encryption FSM uses the regular round block to encrypt the data. It uses the proper subkeys which are stored in the Subkey registers as key in every round. 8. The output of encryption is then sent to Output_Data port and the control is given back to FSM main controller. 9. The FSM Main controller sends the signal Output ready to the user. 10. The user can take the result and sends acknowledge to the system 11. The main FSM sends signal Input_Ready, so the user can put the next data to be encrypted. The operation is loop back to step (4).
For the decryption mode, the operation is almost similar to decryption mode. The difference is that, at step 6, the main FSM send signal Dec_Enable to FSM Decryption instead of sending Enc_Enable to the FSM Encryption. Then, the FSM Encryption is taken the control of the Regular Round block. The signal enc_dec must be driven low by the user (to set the mode to decryption).
Regular_round Block
Regular_round block is used for round process in randomizing stage and first part of key-scheduling stage. Figure 7 shown the regular_round block. Basically, this block can be divided into two parts: input selector and F function. The input selector feed the block with the proper the input for each particular round. There are four possibilities of input: (1) from input port in the first round, (2) from previous round directly, (3) from previous round trough FA function, or (4) from previous round trough FA -1 function. Figure 6 shows the detail of this block.
The F function in the Regular Round Block can take various key depending on various subkey selectors. The FSM_Encryption/FSM_Decryption (controller) drives these subkey selectors.The subkeys are stored and restored on the subkey registers. This Regular Round designed in order to process one round per cycle. So, this architecture needs eleven cycles to execute eleven rounds in encryption/decryption process. 
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Key-schedule Block
Key-schedule block is design to perform the second part of key expansion process. It takes KA, KB, KC, KD as input and generates the subkeys. Figure 7 shown the keyschedule block. Figure 7 The keyschedule block.
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Result of BC3 Hardware Implementation
The BC3 design is described in register transfer level by using VHDL. The number of files written for this design is 29 files. The design is then simulated using test vector. It is then compared with the software implementation and manual calculation to ensure the correctness.
The design is then implemented using Altera FPGA Cyclone® II type EP2C20F484C7 [9] . The result of synthesis shows that hardware design of BC3 algorithm requires 3098 logic elements, 1119 registers and 136 I/O pins. The timing report informs estimation critical path along 32.620 ns or 30.66 MHz. This indicates that fastest value which can be passed to this design is 30.66 MHz or fastest period time is 32.620 ns. The Cyclone II is a low cost/low performance FPGA from Altera. Obviously, this speed can be improved using faster FPGA or ASIC. The ASIC implementation can be faster in some orders of magnitude.
The comparisons of BC3 hardware with BC3 software is shown on Table 2 . Table 2 show that key-scheduling and encryption/decryption processes on hardware is 0.55454 us and 0.35882 us, respectively. The key-scheduling and encryption/decryption processes on software are 0.7731 us and 0.71865 us, respectively. So, the time for key-scheduling and encryption/decryption processes on hardware implementation is faster than on previous software implementation.
The comparison of result BC3 hardware implementation with AES hardware [4] is shown on Table 3 . The result of area of BC3 algorithm is smaller than area of AES [4] . The main advantages come from: (1) flexible regular_round block so each round can be executed in single clock, (2) sharing the computation block when possible, (3) the design of BC3 algorithm which is very regular/homogenous .Actually, the ideas used in this architecture can be also to construct an architecture for AES.
Conclusions
This paper presents an architecture for implementing BC3 algorithm on hardware. This implementation needs fewer logic elements than AES [4] and has better performance. Furthermore, the BC3 hardware implementation has better performance compared to BC3 software both in key expansion and encryption/decryption. Therefore, this architecture is proven to result a low area implementation thanks to the exploitation of the regularity of the BC3 algorithm. Idea used in this architecture may be utilized also for other algorithm using Feistel network. For the future, the robustness of this implementation must be reviewed especially against side channel attack such as timing attack and power analysis attack.
